Use “don’t care” statement in vhdl code

I will use don’t care statements in my vhdl code. Quartus 2 have more degree of freedom to reduce logic. Example: Case aaa IS When 1 => bbb <= 1; When 2 => bbb <= 2...