Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Upgrade from 8.0 to 8.1; sld_hub.vhd error

I'm trying to migrate my design from 8.0 to 8.1, and get the following error after restoring the archive in 8.1: Error (10652): VHDL Assertion Statement at sld_hub.vhd(433): assertion is false ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

--- Quote Start ---

I'm not sure but I think it's got to do with the JTAG port. Does your design include a signal tap? If so you might recreate the signal tap block using 8.1.

--- Quote End ---

Hi,

I agree with Ben. You need to update your <>.stp file with Quartus 8.1.

Kind regards

GPK