Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Up-down counters

Hi, I'm new to VHDL.. i'm creating the up-down counter with async rst and a load enable signal. this load enable will determine any number within the range to be entered into the counter w...