Altera_Forum
Honored Contributor
17 years agoUp-down counters
Hi, I'm new to VHDL.. i'm creating the up-down counter with async rst and a load enable signal. this load enable will determine any number within the range to be entered into the counter w...