unsigned decimal to binary conversion in verilog

Dear all, I have some problem with the implementation of unsigned decimal to binary conversion. I need this conversion for my 32-bits fast adder design. Could anybody tell me how to hold...