Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Unroll VHDL records using Modelsim/TCL

Just wonder how to examine all subelements of a VHDL record when I don't know the attribute names. One could parse the output of describe <signal_name> to get the attribute names but maybe there i...