Unexpected transport delays in functional simulation

Hello, we're trying to verify a circuit using Functional Simulation. We know that output signal goes to state '0' at the clock's rising edge. But we see the output switching delay. So, the questi...