unexpected Quartus optimisation

In my project I have some small counters. For example one counter counting up 0,1,2,0,1,2... This counter is under asynchronous reset and the reset signal is presynchronised (say through register ...