Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Unconstrained ports, port paths - what to do with them?

hi to all i am wondering such a question - how exactly to constrain input & output ports & paths (i've already read some manuals, but cannot imagine how to do it in steps) with clocks it seem...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Hi KxAlpha,

great, I finally understand (perhaps) understanded the basics of inputs / outputs constraints, which i must describe, how you write.

Yes, it is sad, that is no GUI based wizard. Before Altera FPGA i use Xilinx FPGA and in every .ucf (something like .qsf nad .sdc file in one) has from Project wizard text example, how to set clock paths, input/output paths, pin alocation, ignored paths etc. ... like remark and one neednt read some tutorial or pdf notes.

Is possible download this training curses on local disk ? Or save like pdf document ?

Thank you.

Jan