Trouble compiling my JK flip flop VHDL code!? "Syntax Error"

--The below code doesn't compile. I am given the following errors. Could someone help me troubleshoot this. --ERRORS: Error (10500): VHDL syntax error at lab4_jke.vhd(14) near text "if"; ...