Tools to verify radiation hardened designs in VHDL

Hey, During my bachelor thesis I programmed two tools to verify radiation hardened designs, especially TMR Designs. The first tool is a TCL extension for modelsim to induce SEEs duri...