Altera_ForumHonored Contributor8 years agoTiming Violations workaround strategy Hello, Probably I didn't properly define timing constraints ... TimeQuest reported quite a lot of timing violations. In this connection I have one question - does exist some straightforward a...Show MoreTiming_Violations(1).jpg484 KB
Altera_ForumHonored Contributor8 years ago --- Quote Start --- From your sdc commands I assume your sdram IF is not DDR --- Quote End --- Sorry, I didn't understand, what is "sdram IF"
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG