Timing of a parallel bus in a source synchronous interface

Hi all! I'm testing an interface between a CycloneIV fpga and a AD9915 DDS, and I observe random mishaps. This is an extract of AD9915 datasheet: When DDS is in parallel mode (selected via...