Altera_Forum
Honored Contributor
15 years agoTiming fails for reset line
Happy new year, everybody!
I have a rather large design here, and am trying to get the timing constraints straight. So far most of my I/O Constraints are ok. I'm still struggling with some Clock Crossing bridges, but most of all the reset line to the NIOS. The design is a biiig SOPC system (EP3C40 maxed out on RAM Cells for Periphereal FIFOs). I have a fast Core clock domain (aimed at 100MHz), and a slower Periphereal clock (aimed at 50MHz). The reset line fails timing (Setup and Recovery) for a large number of blocks, with connections from node "mySOPC_NIOS:inst|mySOPC_NIOS_reset_clk_core_domain_synch_module:mySOPC_NIOS_reset_clk_core_domain_synch|data_out". nReset is, however, currently unused and tied to VCC, and only synchronized within the SOPC. I have already reduced the core clock to 50MHz and the perih. clock to 12MHz, but that had no effect on the slack. Is there a way to lighten timing requirements to this internal line?