Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Timing driven compilation - appears to not balance setup-hold window

I have a problem meeting timing in a cyclone V design with a source synchronous DDR 500Mbps (250MHz clk) input bus. The inputs are constrained with set_input_delay, set_false_path and the clock is se...