timing constraints

hi, We have encountered timing failure in Quartus, it is due to massive RAM usage, above 90 percent, we do not pipeline enough cycles for control signals, and without implementing modification in...