Timing Constraints with PLL clock muxes

I feed the output of pll to internal fpga logic that drives an output pin. How to constrain the output with respect to the clock input of pll? I am able to constrain w.r.t the output of pll