Timing constraints when the clock is recovered from data

Hi, I have a serial data stream which arrives at a CPLD pin. This data stream feeds a clock recovery entity which contains a PLL with dynamic phase reconfiguration. The output of the clock recovery ...