Altera_ForumHonored Contributor16 years agotiming constraints in TimeQuest Hi, I'm having some trouble defining a timing constraint for the attached circuit. A startsignal enables the first TFF and this again enables the second TFF (clk divider). The counter disables a...Show Moretemp.jpg156 KB
Altera_ForumHonored Contributor16 years agothanks for reply MSchmitt. I'll reconsider my design to make it synchronous.
Recent DiscussionsUsing Quartus with softHSMThe quartus license works with version 25.0 but not with version 17.0Quartus did not startDocker image for Quartus Pro 26.1 missing ?Timing analysis - long combinational path