Timing constraints for SoC HPS SPIM routed through FPGA fabric

I'm working with a prototype project using an Altera Cyclone V SoC Development kit. We have chosen to route IO pins from one of the HPS SPIMs into the FPGA so that we can put the IOs on the HSMC conn...