Timing constraints for asynchronous I/O input pin

What is the right way to constraint an FPGA input pin coming from a analog stage whose last stage is a Schmidt trigger, thus converting the signal to "digital domain"? I'm asking this because some t...