timing closure problem.

Hi, Could anyone shed some light on this timing closure problem I am working on, any advices are appreciated. Most of the critical paths of this design are in the implementation of a vhdl ...