Timing analyzer and 1200mV 0C "fast" model

Thank you for the explanation. I had previously learned that I should latch incoming signals that are fed to more than one input. The purpose of this part of the design is just to find edges in the incoming signal and create a clock-enable signal that lasts for one clock and enables a lot of different processes that do calculations based on the edges of this input signal.