Forum Discussion
Altera_Forum
Honored Contributor
17 years agoFrom my point of view it looks like a standard setup/hold violation. The d input is raised only about 1 ns before the clock edge. If you are sure that this is not an issue then you might apply a false_path assigngment to this pin.