[Timequest] SDR edge aligned constraints support

I read some documentation about the source synchronous interface (Rysc one, AN433, altera web site etc...) but it's still a bit confusing for me. So, my Stratix V is interfaced with a ADC AD923...