Timequest reports no constraining problems, hardware still not working

Hello all, I have a Verilog module (coded in Bluespec) that was working in my Stratix IV Kit. This module internally uses pipelined LPM_DIVIDE. When I decided to migrate to Stratix V (5SG...