CBehrNew Contributor7 years agoTimeQuest: How do I eliminate the clock delay through a PLL from my timing budget for external IO? I've got the following related constraints: set_clock_groups -asynchronous -group {input_clk_40} \ -group {pll_output_clk_50|Frac_PLL(eg.)} -group {pll_output_clk_50|divclk} create_clock -name vi...Show More
Recent DiscussionsConnection bit order between hierarchyHow to fix Error(23782): Failed to find an expected reportSolvedQuartus 22.1 and 23.1 Synthesis ErrorCould not link 'vsim_auto_compile.dll' error troubleshooting.Failed to run ip-setup-simulation: