Timequest constrains for async SRAM

Any samples about how to constrain an async SRAM interface? Timequest doesn't seem to support the required constrains. For reading, you need the sum of tCO and tSU, and for writing you need dat...