Forum Discussion

SrLam9's avatar
SrLam9
Icon for New Contributor rankNew Contributor
7 years ago

TimeQuest Analyzer. False unconstrained clock?

Hi, In the timing analysis of my design, I have one unconstrained clock: csr_control_data_reg[0] which is the control register for the serial flash controller II IP core. The CSR is connected to the...
SrLam9's avatar
SrLam9
Icon for New Contributor rankNew Contributor
7 years ago

Hi sstrell,

Thank you for the clarification. I will look into the user guide again. Yea I also do not understand why the CSR path is considered a clock path.

Hi KYeoh,

I am not sure what a Device OPN is, but I am using an Arria 10 with EPCQL512

Thank you