toczkowsNew Contributor3 years agoTimeQuest ALTPLL wrong setup relation Hi, recently I found some strange behaviour of timequest STA regarding simple design with PLL on Quartus Prime Lite. If there is simple data transfer between clock (i_CLK) and clock that's output ...Show More
NurinaRegular Contributor3 years agoThanks.To generate this, go to Project>Archive Project.Regards,Nurina
toczkowsNew Contributor to Nurina3 years agosimple example in attachment. I had only access to old quartus version, but can be updated to newest one if needed.simple_example_forum.qar22 KB
toczkowsNew Contributor to Nurina3 years agosimple example in attachment. I had only access to old quartus version, but can be updated to newest one if needed.simple_example_forum.qar22 KB
Recent DiscussionsQuartus did not startQuartus crashes on long carry chain in Agilex 5 FPGAsQuesta FPGA Starter Edition: Fatal WLF Error when restarting simSolvedMinimum pulse width violation on EMIF-HPSA5EG013BB18A OPN is visible in Quartus but not listed in Program File Generator