This short verilog code is not working

The original code is edge sensitive only for posedge(invdata) and level sensitive for clk and data. The code isn't generally unsynthesizable but most likely neither intended this way nor creating any meaningful logic behaviour. Additionally latching on data == 1 and sampling on posedge(invdata) respectively negedge(data) creates a timing violation for the edge triggered flip-flop.