suninNew Contributor3 years agoThe routing delay is 0 ns in quartus chipplanner I designed a program about TDC. However,i found the routing delay is 0 ns when i check its timming by Timequest.Shown below, the Tco is 0.073ns,but the routing delay is 0 ns. chip planner ...Show More
Recent DiscussionsCould not link 'vsim_auto_compile.dll' error troubleshooting.Questa Sim on Windows - linking to external LIBSolvedQuartus did not startFIR IP configured for InterpolationQuartus crashes on long carry chain in Agilex 5 FPGAs