Forum Discussion
Altera_Forum
Honored Contributor
15 years agoHi!
I have solved this problem,in the Edit Testbench Setting the top level module in test bench and design instance name in testbench must full in the name of entity,they should be the same. there is always a problem about the SDF file when use the vhdl,but that will not occurs if use the verilog.