The output sof files are different each time synthesis the project in Quartus

Hi everybody, I'm developing a project using Cyclone V FPGA in Quartus 15.1 Prime Lite edition (http://dl.altera.com/15.1/?edition=lite&lang=en). I have encountered with "strange" circumstances th...