Forum Discussion

Honored Contributor

9 years ago

the connection of multiple modules

module LED(clk_div320k,rst,out,common1,common2,common3,common4,BCD_hunds,BCD_tens,BCD_units); input clk_div320k,rst,BCD_hunds,BCD_tens,BCD_units; output reg [6:0]out; output reg common1,common...

Altera_Forum

Honored Contributor

9 years ago

Refer to a very good article covering this - "verilog: how to instantiate a module (http://stackoverflow.com/questions/20066850/verilog-how-to-instantiate-a-module)".

You can also look at "verilog hdl syntax and semantics (http://www.asic-world.com/verilog/syntax2.html)".

Cheers,

Alex

Forum Discussion

the connection of multiple modules

Recent Discussions

Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG

Is Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?

Timing analysis - long combinational path

QuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer

Duplicate_hierarchy_depth / duplicate_register