Forum Discussion
Altera_Forum
Honored Contributor
8 years agoSystemVerilog in mostly supported except for a few testbench features. But in `event` is a feature from Verilog anyway.
SystemVerilog in mostly supported except for a few testbench features. But in `event` is a feature from Verilog anyway.