Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Tcl with Simulation (Vector Wave Form Files)

I have created a VHDL project in Quartus and am now trying to create a functional test bench for it using Tcl. I have used the "Generate Tcl File for Project" to create a base Tcl file. Now, I am tr...