Forum Discussion

YTagu5's avatar
YTagu5
Icon for New Contributor rankNew Contributor
6 years ago

"Tcl error: ERROR: Argument <node_object> is an object filter that matches no objects. Specify one matches only one object." when using LVDS SERDES IP.

Hi, I'm using LVDS SERDES Intel FPGA IP in my project. I use RX Non-DPA. My project compiles almost successfully, except in Timing Analysis. In the end of the Timing Analysis, I got "Tcl error: ERR...
GBraj's avatar
GBraj
Icon for New Contributor rankNew Contributor
5 years ago

Hi KhaiY,

I saw the example design, however I'm already using the option "-create_base_clocks" in the directive "derive_pll_clocks".

I want to remark that the SAME design IS WORKING flawlessly in Quartus Pro 19.1, instead it fails in:

  • Quartus pro 19.3
  • Quartus pro 19.4
  • Quartus pro 20.1

Any idea? I can provide my design if helps, or open a separate topic in the forum.

Regards.

Gabriele