Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

SystemVerilog supported by Quartus?

I have files written in SystemVerilog but they are saved with the extension .v Does the Quartus support SystemVerilog design files? What do I need to do for the SystemVerilog files but saved in ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Alternatively you can place this commented out line at the top of your SystemVerilog file (if you don't want to declare your whole project to be SystemVerilog):

// synthesis VERILOG_INPUT_VERSION SYSTEMVERILOG_2005