SystemVerilog supported by Quartus?

I have files written in SystemVerilog but they are saved with the extension .v Does the Quartus support SystemVerilog design files? What do I need to do for the SystemVerilog files but saved in ...