SystemVerilog Extensions Error

Trying to declare a bidimensional array as input in a module. I get the following error during synthesis --- Quote Start --- Error (10773): Verilog HDL error at FFT04.v(3): declaring ...