Synthesis switch for .sdc ?

Hello everybody I'm using VHDL constant definitions and generate statements to synthesize two different use cases of my FPGA. With growing complexity, the number of warning messages, caused by...