Synthesis of Verilog tasks in QuartusII

Are Verilog tasks synthesizable using the Quartus II synthesis tool? Thanks in advance, Johnnie.