Forum Discussion
Altera_Forum
Honored Contributor
12 years agoI enabled some option in the sta options and it generated Metastability report. But I still get timing violations. The two clocks are generated from PLLs. In the sdc file I'm using the constraint :
derive_pll_clocks -create_base_clocks Do I still need to constraint those two clock ?