Suggesting a testbench for a design

Hello everyone, I have a simple (4x1) multiplexing system in VHDL that consists of the following files: I would really be grateful if someone could provide me with a possible testbench. I can s...