Stratix IV PLL limits

Hi: I have a 2 fpga stratix iv board and I want to generate a 1 MHz synchronous clock in both. When I use the PLL, quartus refuses to let me give a clock slower than 5MHz to the PLL. How c...