Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Stratix IV GX - ALTPLL in VHDL

Hi! Devide used: Stratix IV, EP4SGX180KF40C02N Software used: Quartus II, 13.0.1.232; also tried compiling with v12 and v9. I am trying to get a simple PLL frequency multiplier runnin...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Hi, and thanks for the reply;

but i did just that again and again...

When i generate a new Quartus-project using EP4SGX180KF40C02N , using the above VHDL-code, and inserting the GENERIC MAP (..) generated by the MegaWizard inside this project into this code, i have exactly the described problem.

When i do exactly the same for a Cyclone-II which i am also using in another part of our project, it works instantly.

What shall i do?

Best regards :-)