Altera_ForumHonored Contributor12 years agostd_logic_vector won't accept certain values I was asked to design a simple can dispensing machine using VHDL.I have an input called CoinIn and is defined as an std_logic_vector(1 downto 0);for some reason, when I try to force it with a "11" it...Show More
Altera_ForumHonored Contributor12 years agoThe problem is in your code - without the code, we cannot help.
Recent DiscussionsCompile option not saved (reversed to default)How to fix Error(23782): Failed to find an expected reportSSLC Login Issue – "You need to enroll" loop after OTP verificationFree Licence for Max+PlusIIConnection bit order between hierarchy