Altera_ForumHonored Contributor13 years agostd_logic_vector VS unsigned I have the following type definitions subtype msgBlock_t is std_logic_vector((Z-1) downto 0); subtype msgBlock_u_t is unsigned((Z-1) downto 0); type msgBlocks_t is array((K_B-1) dow...Show More
Recent DiscussionsTiming analysis - long combinational pathQuesta unable to checkout a viewer licenseCrash at elaborationQuartus did not startSelf service license server doesn't work