std_logic_vector and std_logic

I'm using Mega Wizard Manager of Quartus to create ram with one bit data, so input and output are defined as std_logic_vector(0 downto 0);

but when I open ModelSim to simulate my project, it refuse this declaration "0 downto 0" and return an error.

Anyone can solve this problem, please?

thanks in advance.