[STA] Timing Constraints for synchronizers

Hi All, What timing constraints should be applied for the synchronizers? 1) false path from a clock pin of the first flop to D-pin of the second/last flop 2) what about ...