Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributor[STA] Timing Constraints for synchronizers
Hi All, What timing constraints should be applied for the synchronizers? 1) false path from a clock pin of the first flop to D-pin of the second/last flop 2) what about ...
Altera_ForumHonored Contributor
Honored ContributorIs functionality of a two flops synchronizer is not similar to the multicycle path of 2 cycles (just skipping the first stage of the synchronizer)?
